High-Performance and Embedded Architecture and Compilation

HIPEAC vision 2015

Ada Europe

Marc Duranton June 16th, 2016





- HiPEAC was a European Network of Excellence (now a CSA) on High Performance and Embedded Architecture and Compilation
- Created in 2004, **HiPEAC** gathers over 449 leading European academic and industrial computing system researchers from nearly 320 institutions in one virtual centre of excellence of 1700 researchers.



• Coordinator: Koen De Bosschere (UGent)





449 members, 86 associated members, 379 affiliated members and 803 affiliated PhD students from 318 institutions in 39 countries.

Membership is free of charge.

hipeac.net/members/stats/map



To join, simply email membership@hipeac.net



HiPEAC mission:

HiPEAC encourages computing innovation in Europe by providing:

- Support for projects (job portal, communication)
- the semi-annual computing systems week,
- The ACACES summer school,



2016 Conference

January 18-20, 2016, Prague, Czech Republic

The 11th HiPEAC conference took place in Prague, Czech Republic, January 18-20, 2016 and gathers more than 650 people



HiPEAC conference



2017 Conference January 23-25, 2017, Stockholm, Sweden





The HiPEAC conference is the premier European forum for experts in computer architecture, programming models, compilers and operating systems for embedded and general-purpose systems.





European Network on High Performance and Embedded Architecture and Compilation





CSW Porto, April 20-22, 2016

About Programme Venues & Accommodation Attendees 🔚



Highly skilled candidates for specialist roles

"If you're looking for skilled PhD engineers in processor design, system architecture, compilers and tools, look in HiPEAC first, the best ones are there."

Christian Bertin, STMicroelectronics

- Recruitment portal and events
- Jobs shared via LinkedIn and Twitter
- PhD directory
- Pool of 800+ PhD students
- Internship programme supporting SMEs and larger businesses

Find your ideal computing job in Europe. There are currently **53 open positions**!

+ ADD A NEW JO





HiPEAC communications

Policy Corner



Crossing virtual borders with the Digital Single Market

What is the Digital Single Market and what does it mean for the computing systems sector in Europe? Sandro D'Elia, HiPEAC project officer in the Complex Systems and Advanced Computing Unit at the European Commission, explains.

Sandro D'Ella discussing digital platforms at HiPEAC16

"The digital economy is growing fast and virtual borders are real problems for citizens and businesses"

crisis with many different measures, some of them directly linked to a sector with which we're more familiar: digital technologies. In Euro jargon many of these Single Market, or DSM (in Brussels acro- work of the HiPEAC community. nyms grow fast - probably due to the weather).

subscription in Greece. Other issues are and construction.

These are testing times for Europe. Wars fragmented data protection rules, differare raging on our doorstep, causing ing copyright regimes, lack of access to numerous refugees to arrive on the conti- broadband and geo-blocking of online nent, and the temptation to build walls content. The digital economy is growing and close borders is strong everywhere. very fast and all these virtual borders are Terrorism is becoming a constant fear, and real problems for citizens and businesses. for the first time there is the real possibil-

ity that a member state will leave the That's why DSM is needed; it is a set of European Union, while the economy is actions which will gradually remove the still plagued with high unemployment in 'digital borders' which still exist across many regions and a fragile banking sys- Europe. It is based on three areas: giving tem. It is not the first crisis, and will not be better online access to digital goods and the last, but things are definitely not easy. services, creating a regulatory environment where digital networks and services The European Union is responding to this can prosper, and using digital technologies as a driver for economic growth, A specific action will be dedicated to leadership in industrial digital technologies, and this is where you can see the link between measures go under the name Digital high-level European policy and the daily

In practical terms, over the next few years the European Commission will push for The main thing that keeps Europe together leadership in digital technologies for is the single market: the guarantee that European industry, and this will be done people, goods and money can move around by supporting the emergence of digital the European Union freely. An interesting industrial platforms. All sectors of the point is that the free movement of goods, economy will be affected: from 'high tech' which is obvious for oranges, furniture or areas, like aerospace or energy, to some shoes, is not so obvious for digital goods: markets which are highly visible to confor example, if you have a contract for sumers, like the automotive sector, and British satellite TV in the UK, you cannot also sectors which have traditionally been watch the Premier League with the same considered 'low tech', such as agriculture

For the HiPEAC community there are two main consequences. •One: funding opportunities in the coming

years will be focused on the areas where The overall objective is to strengthen food production or civil engineering. • Two: the creation of platforms will be the

cal applications, automotive, aerospace and manufacturing machines.

industrial applications are possible; this European industry, creating value and means, for example, advanced computing jobs. HiPEAC is one element of this stratand cyber-physical systems, manufacturing egy: you have the know-how to build digiapplications, numeric simulation for tal platforms, you know the technology products and production processes, and you teach digital technologies to the innovative applications in areas such as scientists and engineers who will enter the job market in future.

preferred approach to support industrial But the task before us is not easy, because applications (instead of one-shot solu- thinking in terms of platforms - and not tions). And here, it should be clear that a only in terms of technical solutions - requires platform, in this context, is not just a a different mindset: it requires thinking big, piece of software with a public API, but a in economics as well as in technological set of technologies that will become the terms, considering issues like standards, foundation for a market, where many certifications, compatibility and of course different actors can provide added value market evolution. Although challenging, and carry out real business. The aim here this task is essential because there is no is not to create another consumer 'app 'plan B': European industry needs digital store', but a market oriented towards platforms to stay competitive and to creindustry which can strengthen the lead- ate decent jobs. Otherwise the next digital ership of European players in areas of revolution will be driven by somebody high economic value like transport, criti- else, and we might not like the results.

*RS: Rectanic Comparents & System RC: Reviet of Trings RC: Ref. References Comparing 6900 B

Policy Corner

Digitising industry graph

MORE INFORMATION

https://ec.europa.eu/priorities/digital-single-market_en https://ec.europa.eu/digital-agenda/en/news/updated-view-european-commission-digitising-european-industry-initiative https://ec.europa.eu/digital-agenda/en/digitising-european-industry#Latest https://ec.europa.eu/digital-agenda/en/digitising-european-industry#Article A video of Sandro D'Elia discussing digital platforms is available on the HiPEAC YouTube channel: http://bit.ly/HiPEAC16_YouTube

"The aim is not to create another consumer 'app store', but a market oriented towards industry which can strengthen the leadership of European players in areas of high economic value"

"The European Commission will push for leadership in digital technologies for European industry"

4 HIPEACINFO 46

HIPEACINFO 46 5







HIPEAC

@hipeac

European network bringing together the cream of the high-performance and embedded architecture and compilation sector. CSA funded by #Horizon2020 / #H2020

Europe

8 hipeac.net

Geregistreerd in januari 2012

203 foto's en video's



Tweets en antwoorden Media Tweets

VOLGERS

825

🛐 Vastgemaakte Tweet

VOLGEND

336



TWEETS

1.288

'When you have a system which manages

your pacemaker, you can't stop it to install a security update' - S D'Elia

VIND-IK-LEUKS

221

LUSTEN

8

HiPEAC @hipeac

Video: Sandro D'Elia @DigIndEU discusses challenges for #computingsystems youtube.com/watch?v=VWzYat... cc @fet_eu @DSMeu

....

13 c

HiPEAC @hipeac · 6 u

What should the Commission be doing differently? What should they keep the same? asks Paco Ibañez @Electronics EU





In





hipeac.net/linkedin

2 Volgen



HiPEAC structure

Vision

Building

Consituency Building

- HiPEAC Conference
- Computing Systems Weeks
- ACACES Summer School
- Collaboration Grants
- Concertation meetings
- HiPEAC Vision
 Result dissemination Impact Analysis
- Communications
- Road show
- Awards

Community structuring

- Recruitment
- Industrial internships
- Industrial exhibition
- Industry talks
- Innovation stimulation

• Consultation Meetings

- Management
- Coordination
- Financial management
- Membership management



HiPEAC structure

Consituency Building

- HiPEAC Conference
- Computing Systems Weeks
- ACACES Summer School
- HiPEAC Vision Collaboration Grants
 - Concertation meetings

Vision Building

Result dissemination • Impact Analysis

- Communications
- Road show
- Awards

Community structuring

- Recruitment
- Industrial internships
- Industrial exhibition
- Industry talks
- Innovation stimulation

Consultation Meetings

- **Management**
- Coordination
- Financial management
- Membership management

HiPEAC Vision

5



The HiPEAC Vision

The last HiPEAC Vision Document was published in January 2015. *The next one is scheduled for 2017*

One of its aim is to help defining the next European calls in ICT.





You want to help us? Fill-in the survey!

https://www.surveymonkey.com/r/hipeacvision2025

Structure of the HiPEAC vision 2015





The HiPEAC vision 2013 is still valid but with even more emphasis





Highlights of the HiPEAC Vision 2015

For the first time, we have noticed that the community really *starts looking for disruptive solutions*,

and that incrementally improving current technologies is considered inadequate to address the challenges that the computing community faces:

"The End of the World As We Know It"



The End of the World As We Know It...



From the technology...

A little bit of history an the impact of technology on software...





Source from Kunle Olukotun, Lance Hammond, Herb Sutter, Burton Smith, Chris Batten, and Krste Asanoviç



Current control difficult when L_g < 20nm

Better control (2 sides + multiple gates)



M3D principle



CMOS/CMOS: 14nm vs 2D: Area gain=55% Perf gain = 23% Power gain = 12%

LETI, DAC 2014







Technology Roadmap



Courtesy: Yuzo Fukuzaki – JAPAN PIDS



The end of Dennard Scaling

Parameter (scale factor = a)	Classic Scaling	Everything was easy: • Wait for the next technology node • Increase frequency • Decrease Vdd ->Similar increase of sequential performance -> No need to	
Dimensions	I/a		
Voltage	I/a		
Current	I/a		
Capacitance	I/a		
Power/Circuit	I/a ²		
Power Density	1 - E	recompile (except if architectural improvements)	
Delay/Circuit	I/a		

Source: Krisztián Flautner "From niche to mainstream: can critical systems make the transition?"

Limited frequency increase -> more cores



Source from Kunle Olukotun, Lance Hammond, Herb Sutter, Burton Smith, Chris Batten, and Krste Asanoviç



Why using several compute cores?

- 1. Using several cores is an answer to the Law of Diminishing Returns [Pollack's Rule]:
 - Effectiveness per transistor decreases when the size of a single core is increased, due to the locality of computation
 - Controlling a larger core and data transport over a single larger core is super-linear
 - Smaller cores are more efficient in ops/mm²/W
- Large area of today's microprocessors are for best effort processing and used to cope with unpredictability (branch prediction, reordering buffers, instructions, caches).



Less than 20% of the area for execution units



Source: Dan Connors, "OpenCL and CUDA Programming for Multicore and GPU Architectures» ACACES 2011

Limitation by power density and dissipation



Source from Kunle Olukotun, Lance Hammond, Herb Sutter, Burton Smith, Chris Batten, and Krste Asanovic



Energy consumption of ICT

• Estimated consumption 410 TWh in 2020, 25% for Servers

BAU Scenario Annual Electricity Consumption of ICT (in TWh/a)





The energy challenge for HPC



Source: Timothy Lanfear, « GPU computing and the future of HPC »



Power limits the active silicon area => "Dark silicon" => More efficient specialized units





Specialization leads to more efficiency

1	CPU 690 pJ/flop	GPU 140 pJ/flop	
	Type of device	Energy / Operation _{at}	
	CPU	1690 pJ	
I	GPU	140 ml	
	Fixed function	"software programming	
		space and not only time"	
	Westmere 32 nm	Kepler 28 nm	

Source from Bill Dally (nVidia) « Challenges for Future Computing Systems » HiPEAC conference 2015 34



Example of specialization: big-LITTLE architecture from ARM, extended by Mediatek to 3 clusters

x DoU Profile

Power gain from Tri-cluster CPU architecture

	Dual-cluster power consumption	Tri-cluster power consumption	Improvement
FB launch	0.385W	0.318W	17%
FB Read	0.139W	0.084W	40%
FB Message	0.157W	0.101W	36%
FB scroll	0.217W	0.152W	30%
Beauty Plus	0.487W	0.378W	23%
👺 Temple run launch	0.378W	0.316W	17%
👺 Temple run play	0.303W	0.199W	34%
S voice call	0.204W	0.121W	41%
ゔ Web Page loading	0.655W	0.627W	5%
🎒 Web Page Browsing	0.326W	0.273W	17%
Youtube HD	0.256W	0.156W	39%
💟 Video Record	0.289W	0.197W	32%
💟 Video Playback	0.113W	0.067W	41%
Homescreen idle	0.050W	0.026W	48%
Gmail	0.104W	0.061W	42%

36) OFF

13 | Confidential



Energy efficient technology: FDSOI

UTBB-FDSOI performance gain versus conventional Bulk CMOS technology.

Blue: no body biasing, Green: FBB = +1V.



- Fully Depleted Silicon on Insulator
 - Improved performance-per-watt
 - Adaption to variability of loads under software control

- Demonstrated by CEA tech and
 STMicroelectronics (ISSCC 2014)
 - Ultra-Wide Voltage Range (UWVR) operations: VDD=[0.39V – 1.3V]
 - High-frequency:
 Fclk > 2.6GHz @ 1.3V
 Fclk > 450MHz @ 0.39V



Technology	UTBB FDSO 28 nm
Transistors	Flip-Well (LVT L=24nm
Core area	1 mm²
DSP benchmark	FFT 1024
VDD range	0.397V-1.3V
VBB range	0V/±2V


Cost of moving data

The High Cost of Data Movement

Fetching operands costs more than computing on them



Source: Bill Dally, « To ExaScale and Beyond » www.nvidia.com/content/PDF/sc_2010/theater/Dally_SC10.pdf

HIPEAG Using the 3rd dimension: 3D stacking

Exemple: WIDEIO memory stacked on top of a MPSoC in the same package

- Partnership between CEA-LETI, STEricsson STMicroelectronics and Cadence
- High bandwidth: WidelO provides more than 34 Gbytes/s (Currently: 17 GBytes/s)
- Low power: 4x power efficiency compared to LPDDR2/3
- **Compatible with FD-SOI**

WIDEIO Memory

MPSoC

- **FBGA** Package
 - Size 12x12mm, Ball Pitch 0.4m thickness







Source: Ahmed Jerraya CEA-Leti

The data transfer challenge

Memory-interconnect density is becoming the bottleneck

Bandwidth demand will increase ("data deluge")





Off-chip photonics











In-package photonics



Limitation by power density and dissipation ... but not only



Source from Kunle Olukotun, Lance Hammond, Herb Sutter, Burton Smith, Chris Batten, and Krste Asanovic



The cost per transistors is not decreasing anymore





And the development cost is increasing



Source: International Business Strategies, Inc. (Los Gatos, CA)

SoC Development Costs have Soared from \$20 Million at 90nm to Over \$100 Million at 32 nm

Rock's law: cost of IC plant doubles every 4 years Reaching 10th of \$ Billions...

(Samsung will spend about \$15 billion to open a new semiconductor factory in South Korea by 2017).

Increased Complexity and Cost





IC Design and Yield Ramp-up Costs

Source IBS, Aug. 2014



The initial product designs will need to generate high revenues to provide good buyback from the design and yield ramp-up costs.

- Barrier for **specialization** to computing
- Barrier for advanced feature *monolithic* dies



Specialization with interposer





Where are we ?

We can still put more transistors per mm² for the coming few years

- But energy is a key limiting factor
 - New technologies (FinFet, FDSOI)
 - 3D stacking
 - More efficient architectures, coprocessors
- SRAM, DRAM didn't scale anymore
- Flash is running out of electrons
- Kryder's law for Hard Disk Drives (forecast 40% increase density per year, reality 15%)
- Non-volatile memories are promising
 - But which technology, at which density and reliability?

HPEAC Intel and Micron Produce Breakthrough Memory Technology

Intel and Micron begin production on new class of non-volatile memory, creating the first new memory category in more than 25 years.



- New 3D XPoint[™] technology brings nonvolatile memory speeds up to *1,000 times faster than NAND*, the most popular nonvolatile memory in the marketplace today.
- The companies invented unique material compounds and a cross point architecture for a memory technology that is **10 times denser than conventional memory**.
- New technology makes new innovations possible in applications ranging from machine learning to real-time tracking of diseases and immersive 8K gaming.



Together...

Electrons for compute

Electrons like to interact; easily moved; interaction needed for compute

+ lons for storage

lons like to interact; stay put; good for storage

+ Photons to communicate

Photons don't like to interact or stay put; good for long-distances

See the presentation on "The Machine" from HP: https://www.youtube.com/watch?v=JzbMSR9vA-c

HIPERC HP and "The Machine" announced in June 2014



Special purpose cores

Universal memory

New memories could have a drastic impact on computing:

- Memory hierarchy revisited...
- Files systems revisited...or *disappearing*
- Pentabyte of storage in portable format...



Open research areas...

- "Computing in memory"
- Streaming (processing while communicating)
 - Stream analytics
- Reconfigurable computing (Intel + Altera, cf. Microsoft and accelerating "Bing" searches")
- New computing paradigms...
 - Non-Von Neumann
 - Adapted to application domains:
 - Natural signal processing: Neural Networks
 - *Optimization*: "Quantum computer" à la D-Wave
- And not only in silicon...



New emerging technologies for computing



Taxonomy for emerging information processing devices (from [ITRS2013]).

HIPERE We are entering into a transition period...





The End of the World As We Know It...



From the applications ecosystem...



New apps will be...





Global integration of communication, computation and reaction





Global integration of communication, computation and reaction

Applications are delocalized, distributed on collaborating devices

Computer



Constraints

of the real world e.g.

Machine to

Machine

Interactions



The data deluge challenge



1 ZB = 10²¹ bytes

40 ZB is equal to 57 times the amount of all the grains of sand on all the beaches on earth.

Source: Paolo Faraboschi, HP, and IDC



IoT: the Internet of Threats

Today security / privacy issues make the



Massive adoption of IoT by citizens relies on confidence in terms of **security and privacy**

A Polish teenager allegedly turned the tram personal train set, triggering chaos and derail people were injured in one of the incidents.

The 14-year-old modified a TV remote control points, The Telegraph reports. Local police said depots to gather information needed to build the he modified track setting for a prank.







Misuse of information technology might destroy our privacy



Snowden effect



Heartbleed bug - OpenSSL



- Consumers give away private information for free services
- Companies do so for free software (e.g. Android)

Global integration of communication, computation and reaction



HPEAC

Hiptac Exemple of architecture for end-nodes

'Always-on, Always-Aware' Architecture key for Sensors

Sensor Hub brings contextual awareness tracking even when the Apps Processor is in standby



Hippan Computing becomes increasingly cognitive

- Cognitive computing (IBM)
 - Artificial intelligence meets business intelligence
 - Systems with domain expertise
 - Humans and machines working together
- Deep Learning Systems
 - Google, Facebook, Baidu, etc
 - Use for image recognition, voice...
- Application examples
 - Self-driving car
 - Automatic translation
 - Natural language understanding & reasoning (Watson)
- New workload -> new computing platforms (new accelerators, reconfigurable computing, bio-inspired, ...)
- How to "program" it?





Watson from IBM, "cognitive computer"



f Deep Learning is Everywhere (ConvNets are Everywhere)

Lots of applications at Facebook, Google, Microsoft, Baidu, Twitter, IBM...

- Image recognition for photo collection search
- Image/Video Content filtering: spam, nudity, violence.
- Search, Newsfeed ranking

People upload 800 million photos on Facebook every day

- (2 billion photos per day if we count Instagram, Messenger and Whatsapp)
- Each photo on Facebook goes through two ConvNets within 2 seconds
 - One for image recognition/tagging
 - One for face recognition (not activated in Europe).

Soon ConvNets will really be everywhere:

self-driving cars, medical imaging, augemnted reality, mobile devices, smart cameras, robots, toys.....

Y LeCun



Google's Tensor Processing Unit (TPU)

 AlphaGo was powered by TPUs in the matches against Go world champion, Lee Sedol.







Economical drive for data analytics

"The Power of 1 Percent"			
What if Potential Performance Gains in Key Sectors			
Industry	Segment	Type of Savings	Estimated Value over 15 Years (Billion nominal US dollars)
Aviation	Commercial	1% Fuel Savings	\$30 B
Power	Gas-fired Generation	1% Fuel Savings	\$66 B
Healthcare	System-wide	1% Reduction in System Inefficiency	\$63 B
Rail	Freight	1% Reduction in System Inefficiency	\$27 B
Oil & Gas	Exploration & Development	1% Reduction in Capital Expenditures	\$90 B

Note: Illustrative examples based on potential one percent savings applied across specific global industry sectors. Source: GE estimates



The End of the World As We Know It...



The "software crisis"...



Software crisis

- The productivity challenge
 - Better tools and languages... also supporting legacy
- The correctness challenge (non-functional requirements)
 - portability, time (for CPS systems), accuracy
- The performance challenge
 - Modern abstractions prohibit performance optimizations
- The data challenge
 - Size (big data), security, integrity
- The holistic challenge
 - Global optimizations

Goal: dependable or trustable software

How to ensure software (and systems) that are:

- Safe: system operating without causing unacceptable risk of physical injury or damage to the health of people, either directly, or indirectly as a result of damage to property or to the environment.
- Secure: system keeping integrity, availability, confidentiality and privacy.
- **Reliable**: ensure good behavior under variable conditions, including ageing
- How to ensure these properties, and correctness of the results for **reactive systems**, **distributed systems**, etc...



We need you



to find solutions!



Managing complexity....

"Nontrivial software written with threads, semaphore, and mutexes is **incomprehensible** by humans"



Edward A. Lee

The future of embedded software ARTEMIS 2006

Parallelism, multi-cores, heterogeneity, distributed computing, seems to be too complex for humans ?
public synchronized void addChangeListener(ChangeListener listener) {
 NamedObj container = (NamedObj) getContainer();
 if (container != null) {
 container.addChangeListener(listener);
 } else {
 if (_changeListeners == null) {
 _changeListeners = new LinkedList();
 _changeListeners.add(0, listener);
 } else if (!_changeListeners.contains(listener)) {
 _changeListeners.add(0, listener);
 }
 }
}

A Story: Ptolemy Project Code Review Introduced Deadlock

Parallelism and specialization are not for free...

Frequency limit → parallelism Energy efficiency → heterogeneity

Ease of programming

Parallelism and specialization are not for free...

Frequency limit → parallelism Energy efficiency → heterogeneity

Ease of programming

More and more black/grey boxes

- Complete applications are distributed onto different (distant) hardware
- Only part of the software is available in source form for the developer
- Programming through API or binary libraries
 Success of Python, interpreted shell, GUI, etc
- Everything as a service...
- More and more assembling high level functions which source code is unavailable
- Problem of validation and test...



Quality of experience is key

- Software often over-constraint: e.g. highest precision is not always required
- By lowering the precision requirements, power can be saved.
- Challenges
 - How to specify the precision requirements?
 - How to specify a HW/SW interface to control the precision
 - New algorithms?
 - How to ensure the correctness for the application?

HPEAC Deep Neural Networks: state-of-the-art

in image recognition...But

Database		# Images	# Classes	Best
	1 5 4 3 7 5 3 5 3			score
MN Hari	ISIT	60,000 +	10	99.79% [3]
GTSRE "Programming" by example, Traffic Not explicit, imperative programming			43	99.46% [4]
CIFAR- airplan deer, d But results not always guaranteed			10	91.2% [5]
Caltec e.g. Google		101	86.5%	
	Google Photos labels black people as 'gorillas'			
Irr	Google has removed the 'gorilla' tag from its new Photos app, after i			
D€	found to be misidentifying images of black people			
	A DECEMBER OF	\checkmark		[2]

• State-of-the-art are Deep Neural Networks every time

Let the computer do the job:

 Describing *what* the program should accomplish, rather than describing *how* to accomplish it as a sequence of the programming language primitives.

HIPEAN





Hardware design is also software...

Formal specifications, model-driven design Stateflow, StateCharts, LUSTRE,



Hardwa



Conclusion: What should we do (as HiPEAC)?

(From the HiPEAC vision 2015)









Highlights of the HiPEAC Vision 2015

Video available at https://www.hipeac.net/publications/vision/



- Approximate computing
- Cognitive computing
- Neuromorphic computing
- Declarative programming
- New computing technologies
 - Graphene
 - Spintronic
 - Quantum...









- Approximate computing
- Cognitive computing
- Neuromorphic computing
- Declarative programming
- New computing technologies
 - Graphene
 - Spintronic
 - Quantum...









- Adequate computing
- Cognitive computing
- Neuromorphic computing
- Declarative programming
- New computing technologies
 - Graphene
 - Spintronic
 - Quantum...









- Adequate computing
- Cognitive computing
- Neuromorphic computing
- Declarative programming
- New computing technologies
 - Graphene
 - Spintronic
 - Quantum...







Dependab Securit



glement the physical tal world

al evolution

Multidiscip

HiPEAC Vision 2015

HIGH PERFORMANCE AND EMBEDDED ARCHITECTURE AND COMPILATION

Editorial board: Marc Duranton, Koen De Bosschere, Albert Cohen, Jonas Maebe, Harm Munk









© 2015 HiPEAC