

# REVERT: Runtime Verification for Real-Time Systems

## Runtime Verification of Real-Time Systems

### Limitations of classic (static) approaches:

- Number of reachable states too large for testing
- Potential blow-up when automatically exploring the system's state-space (e.g., model-checking)
- Limited automation in machine assisted proof construction tools (e.g., SMT solvers, proof-assistants)
- Difficulties in capturing data expected to be available only at run-time (need for abstraction leads to lack of precision)

### Limitations of existing Runtime Verification solutions:

- Vast majority of tools developed for non-real-time applications;
- In most cases, it is difficult to capture extra-functional properties:
  - either no support at all; or
  - via complex specifications that are not accessible for the non-expert or the typical industrial practitioner
- Lack of a specification language that is user friendly, and that allows to capture distinct classes of timing properties


## The REVERT Framework

### 1) A new specification language:

- Intuitive, easy to use domain specification language
- Capture changes in the system via guarded state-machine transitions between nodes (monitor states)
- Functional behavior as extended regular expressions
- Support for associating events with job specifications
- Three classes of timing constraints relevant for real-time systems: **time**, **duration** and **jitter**.
  - Timing constraint on sequences of events,
  - Execution time of a job,
  - Jitter on **time** and **duration**.
- Local variables and local code (e.g., for monitor initialization, calling counter-measure actions, etc)

### 2) A new monitor generation process:

1. REVERT specifications are parsed into intermediate data-structure;
2. Generation of the corresponding automata (via combination of intermediate types of finite automata)
3. Translation of the generated timed state-machine into XML format



## Transition generation algorithm for timing constraints

```

1 every state  $state_i$  is associated with two variables  $REex_i$  and  $REel_i$ ;
2 add start state ( $state_0$ ) to the set  $waiting\_states$ ;
3 reset clock variable  $main\_clock$ ;
4  $REex_0 := \alpha$ ;
5  $REel_0 := 0$ ;
6 for all  $state_i \in waiting\_states$  do
7   for all  $\xi \in \Sigma$  do
8     if  $\mathcal{D}_\xi(REex_i) \neq 0$  then
9       if  $\exists state_j \in waiting\_states$  s. t.  $\mathcal{D}_\xi(REex_i) \in REex_j$  then
10         $REel_j := REel_j \vee \mathcal{I}_\xi(REel_i)$ ;
11       else if  $\mathcal{D}_\xi(REex_i) = 1$  then
12        create a new final state  $state_j$ ;
13         $REex_j := 1$ ;
14         $REel_j := \mathcal{I}_\xi(REel_i)$ ;
15       else
16        add a new state  $state_j$  to  $waiting\_states$ ;
17         $REex_j := \mathcal{D}_\xi(REex_i)$ ;
18         $REel_j := \mathcal{I}_\xi(REel_i)$ ;
19       end
20       create a transition from  $state_i$  to  $state_j$ ;
21     else
22        $LSI :=$  longest suffix of  $\mathcal{I}_\xi(REel_i)$  matched with  $REel_j$  for any state
23        $state_j \in waiting\_states$ ;
24       if  $LSI$  is empty then
25        create a transition from  $state_j$  to  $state_0$ ;
26       else if length of  $LSI = 1$  then
27        create a self-loop on  $state_i$  with  $main\_clock$  reset;
28       else
29        add an auxiliary clock  $aux\_clk_i$ ;
30         $REpre :=$  longest prefix of  $\mathcal{I}_\xi(REel_i)$  before  $LSI$ ;
31        reset  $aux\_clk_i$  at  $state_k \in waiting\_states$  s. t.  $REpre = REel_k$ ;
32        create a transition from  $state_i$  to  $state_j$  with  $main\_clock$  set to value of
33         $aux\_clk_i$ ;
34       end
35     end
36   end
37 end

```

Transition automaton generation algorithm for **time** operator

## Example Specification

```

use "T_Events.ev";
use "Ext_Procs.h";

monitor MyMon {
  observe { arrT, startT, suspT, blockedT,
            resumeT, unblockedT, complT }
  variables { failureReason : integer; }
  jobs {
    Job1 {
      start: {startT}
      suspend: {suspT, blockedT}
      resume: {resumeT, unblockedT}
      complete: {complT}
    }
  }
  nodes { NormalMode, RecoveryMode }
  initial { NormalMode }
  node NormalMode {
    init {
      resetAllSystemFlags();
    }
    constraints {
      c1: time(blockedT resumeT) ≤ 2;
    }
  }
  node RecoveryMode {
    init {
      initializeSystemRecovery();
    }
    constraints {
      c1[ERE]: _ complT;
    }
    transitions {
      job_completion: success(c1) →
        NormalMode;
    }
  }
  transitions {
    fail_blocked_time: failure(c1) →
      RecoveryMode {
        failureReason := 1;
        recover_from_blocking();
      }
    fail_duration: failure(c2) → RecoveryMode {
      failureReason := 2;
      recover_from_duration();
    }
  }
}
c2: duration(Job1) ≤ 10;

```

## Concluding Remarks

- New specification language for runtime verification of RTs
- Novel method to generate timed finite state machines that avoids state blowup in run-time
- Implemented the framework as a tool-chain