CISTER contributes to another accomplished Ph.D. thesis
25, Jun, 2024
Developed with CISTER support, her thesis entitled "Predictable Network on Chip for Real-Time Systems" proposes a set of novel NoC architectures that address performance concerns while providing deterministic timing behaviors and flexibility for various platforms and application requirements. The seven main contributions are: (1) a buffer-less, deflection-based real-time NoC with a priority-based routing policy to ensure high-priority packets receive preferential treatment, minimizing latency and increasing throughput for critical packets; (2) a formally proven worst-case communication time analysis for packets with different QoS requirements; (3) a real-time deflection-based NoC that guarantees in-order flit delivery without expensive buffers, making it suitable for resource-constrained systems; (4) a real-time NoC with selective flit deflection and buffering to improve traversal time and maintain in-order flit delivery while keeping worst-case traversal time bounded; (5) a new strategy for regulating traffic injection based on network congestion to prevent PE starvation and avoid excessive communication delays; (6) an innovative and flexible higher-dimensional real-time NoC that enhances connectivity between PEs, offering shorter paths and more routes for parallel flit transmission, resulting in improved communication latency; (7) and a generic timing analysis for multi-dimensional NoCs.
The PhD examination committee was composed of:
-
Dr. Ana Cristina Costa Aguiar, Associate Professor with Aggregation, Faculty of Engineering, University of Porto (President).
-
Dr. Leandro Soares Indrusiak, Professor of Distributed Systems, School of Computing, Faculty of Engineering and Physical Sciences, University of Leeds, United Kingdom;
-
Dr. Geoffrey Nelissen, Assistant Professor, Department of Mathematics and Computer Science, Eindhoven University of Technology, Netherlands (Co-supervisor);
-
Dr. Dakshina Dasari, Research Engineer at Bosch Research, Germany;
-
Dr. Francisco Javier Cazorla Almeida, Researcher in the Department of Computer Science at the Barcelona Supercomputing Center - Centro Nacional de Supercomputación, Spain;
-
Dr. Pedro Alexandre Guimarães Lobo Ferreira Souto, Assistant Professor, Department of Computer Engineering, Faculty of Engineering, University of Porto.
Yilian Ribot González obtained her Automation Engineering degree from the Technological University of Havana “José Antonio Echeverría” CUJAE in 2017, where she obtained the distinction of Gold Title Student. In the years 2014 and 2015 she worked as an assistant student in the Microelectronics´ Department (CIME), during this period was a consultant, researcher and professor of Digital Electronics Laboratories. In the years 2015 and 2017 she was an assistant student in the Automation´s Department, where she worked as a consultant and researcher in Embedded Digital Systems. In the years 2015 and 2016 she participated in the Student Scientific Conference of Technological University of Havana “José Antonio Echeverría” CUJAE. She has experience in working with Field Programmable Gates Array (FPGA), microcontrollers and microcomputers. She has great interest in Industry 4.0 and such as related topics.
With this excellent milestone, we continue to fulfil our mission of helping our doctoral students to carry out their studies with excellence.
