. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Conference or Workshop Posters/Demos
Multicore emulation-in-the-loop in the Khronosim project CISTER-TR-180112 
Luis Miguel PinhoDemo in 6th International workshop on the “Integration of mixed-criticality subsystems on multi-core and manycore processors” (MCS 2018). 23, Jan, 2018, Embedded parallel architectures for mixed-criticality. Manchester.MCS 2018 was held as part of the High Performance and Embedded Architecture and Compilation Conference (HiPEAC 2018), January 22-24, 2018.